

PATENT
Attorney Reference Number 2791-50456
Application Number 09/127085

#4A
3/27/01
A.W.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Paul E. McKenney

Art Unit: 2151

Application No. 09/127,085

Filed: July 31, 1998

For: HIGH SPEED METHOD FOR MAINTAINING A SUMMARY OF THREAD ACTIVITY FOR MULTIPROCESSOR COMPUTER SYSTEMS

Examiner: M. Banankhah

Date: March 19, 2001

CERTIFICATE OF MAILING

I hereby certify that this paper and the documents referred to as being attached or enclosed herewith are being deposited with the United States Postal Service on March 19, 2001 as First Class Mail in an envelope addressed to: COMMISSIONER FOR PATENTS, WASHINGTON, D.C. 20231.

Robert F. Scotti, Esq.
Attorney for Applicant

RECEIVED
MAR 2 3 2001
Technology Center 2100

TO THE COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

RESPONSE TO OFFICE ACTION

In response to the Office Action mailed December 20, 2000, Applicant submits the following amendments and remarks:

In the Claims:

Please amend claim 1 as follows (a marked-up version of claim 1 is found at the end of this response):

1. (Amended) In a multiprocessor computer system having multiple interconnected processing nodes each with one or more processors and physical memory, a data structure for storing execution history data indicative of states of threads that are used for providing mutual exclusion between current and next generation data elements, comprising:

A1

a first level bit mask stored in physical memory accessible to all nodes and containing a bit per node, the bit indicating whether the corresponding node contains a processor that has not yet passed through a quiescent state; and

a second level bit mask stored in the physical memory of each processing node and containing a bit per processor associated with a particular node identified in the first level bit